

10/530575, 375
Rec'd PCT/PTO 06 APR 2005

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
22 April 2004 (22.04.2004)

PCT

(10) International Publication Number
WO 2004/034252 A2

(51) International Patent Classification⁷:
9/32, 9/30

G06F 9/38,

(72) Inventors; and

(75) Inventors/Applicants (for US only): ALBA PINTO, Carlos, A. [PE/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). SETHURAMAN, Ramanathan [IN/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). SRINIVASAN, Balakrishnan [IN/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). PETERS, Harm, J., A., M. [NL/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). PESET LLOPIS, Rafael [ES/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(21) International Application Number:
PCT/IB2003/004184

PCT/IB2003/004184

(22) International Filing Date:
17 September 2003 (17.09.2003)

11 October 2002 (11.10.2002) EP

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

02079221.4


(74) Agent: DUILJESTIJN, Adrianus, J.; Philips Intellectual Property & Standards, Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(71) Applicant (for all designated States except US): KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL];
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT,

[Continued on next page]

(54) Title: DATA PROCESSING APPARATUS WITH PARALLEL OPERATING FUNCTIONAL UNITS



(57) Abstract: A program of instruction words is executed with a VLIW data processing apparatus. The apparatus comprises a plurality of functional units capable of executing a plurality of instructions from each instruction word in parallel. The instructions from each of at least some of the instruction words are fetched from respective memory units in parallel, addressed with an instruction address that is common for the functional units. Translation of the instruction address into a physical address can be modified for one or more particular ones of the memory units. Modification is controlled by modification update instructions in the program. Thus, it can be selected dependent on program execution which instructions from the memory units will be combined into the instruction word in response to the instruction address.

WO 2004/034252 A2